mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-25 02:00:33 +00:00
19 lines
421 B
Text
19 lines
421 B
Text
read_verilog <<EOT
|
|
module top(input d, en, output reg q);
|
|
always @* if (en) q = d;
|
|
endmodule
|
|
EOT
|
|
design -save read
|
|
|
|
logger -expect warning "Latch inferred for signal" 1
|
|
synth_ice40 -latches warn
|
|
logger -check-expected
|
|
select -assert-count 1 t:SB_LUT4
|
|
|
|
design -load read
|
|
synth_ice40 -latches auto
|
|
select -assert-count 1 t:SB_LUT4
|
|
|
|
design -load read
|
|
logger -expect error "selection is not empty: t:._DLATCH_" 1
|
|
synth_ice40
|