mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-04 05:19:11 +00:00
14 lines
170 B
Verilog
14 lines
170 B
Verilog
module example(
|
|
input wire CLK,
|
|
output wire [7:0] LED
|
|
);
|
|
|
|
reg [27:0] ctr;
|
|
initial ctr = 0;
|
|
|
|
always @(posedge CLK)
|
|
ctr <= ctr + 1;
|
|
|
|
assign LED = ctr[27:20];
|
|
|
|
endmodule
|