mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-07 09:55:20 +00:00
- Fix explicit size cast of unbased unsized literals - Fix unbased unsized literal bound directly to port - Output `is_unsized` flag in `dumpAst`
8 lines
144 B
Plaintext
8 lines
144 B
Plaintext
read_verilog -sv unbased_unsized.sv
|
|
hierarchy
|
|
proc
|
|
flatten
|
|
opt -full
|
|
select -module top
|
|
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|