mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-19 10:52:03 +00:00
`b_width_capped` already exists for preventing arithmetic overflow, limiting the value of `b_width` to 30. This just changes the left shifts to also use it. The caveat of incorrect results for extremely large values of `a_width` still applies, as does the improbability of that actually happening. This fixes #4844 (or at least, the floating point exception; the circuit still isn't valid but I think that's fine). |
||
---|---|---|
.. | ||
binding.cc | ||
binding.h | ||
bitpattern.h | ||
calc.cc | ||
cellaigs.cc | ||
cellaigs.h | ||
celledges.cc | ||
celledges.h | ||
celltypes.h | ||
compute_graph.h | ||
consteval.h | ||
constids.inc | ||
cost.cc | ||
cost.h | ||
driver.cc | ||
drivertools.cc | ||
drivertools.h | ||
ff.cc | ||
ff.h | ||
ffinit.h | ||
ffmerge.cc | ||
ffmerge.h | ||
fmt.cc | ||
fmt.h | ||
fstdata.cc | ||
fstdata.h | ||
functional.cc | ||
functional.h | ||
hashlib.h | ||
json.cc | ||
json.h | ||
log.cc | ||
log.h | ||
macc.h | ||
mem.cc | ||
mem.h | ||
modtools.h | ||
qcsat.cc | ||
qcsat.h | ||
register.cc | ||
register.h | ||
rtlil.cc | ||
rtlil.h | ||
satgen.cc | ||
satgen.h | ||
scopeinfo.cc | ||
scopeinfo.h | ||
sexpr.cc | ||
sexpr.h | ||
sigtools.h | ||
tclapi.cc | ||
timinginfo.h | ||
topo_scc.h | ||
utils.h | ||
yosys.cc | ||
yosys.h | ||
yosys_common.h | ||
yw.cc | ||
yw.h |