mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-05 14:55:47 +00:00
Code Activity
yosys/techlibs/quicklogic/pp3
History
N. Engelhardt 98769010af synth_quicklogic: rearrange files to prepare for adding more architectures
2023-12-04 15:52:02 +01:00
..
abc9_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
abc9_model.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
abc9_unmap.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
cells_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
cells_sim.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
ffs_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
latches_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00
lut_map.v synth_quicklogic: rearrange files to prepare for adding more architectures 2023-12-04 15:52:02 +01:00