yosys/tests/verilog/signed_concat.ys at b058049610e4302c805dea45d05c4a2e5601f7b7 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-05-10 01:05:49 +00:00

Zachary Snow 73cf658996 verilog: indirect AST_CONCAT and AST_TO_UNSIGNED port connections

- AST_CONCAT and AST_TO_UNSIGNED are always unsigned, but may generate
  RTLIL that exclusively reference a signed wire.
- AST_CONCAT may also contain a memory write.

2025-03-07 20:27:02 +01:00

7 lines

118 B

Text

Raw Blame History

 read_verilog signed_concat.v
 hierarchy
 proc
 flatten gate
 equiv_make gold gate equiv
 equiv_simple
 equiv_status -assert