mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-20 07:46:31 +00:00
17 lines
303 B
Verilog
17 lines
303 B
Verilog
module mult_14x10_map (
|
|
input [0:13] A,
|
|
input [0:9] B,
|
|
output [0:23] Y
|
|
);
|
|
parameter A_SIGNED = 0;
|
|
parameter B_SIGNED = 0;
|
|
parameter A_WIDTH = 0;
|
|
parameter B_WIDTH = 0;
|
|
parameter Y_WIDTH = 0;
|
|
|
|
mult_14x10 #() _TECHMAP_REPLACE_ (
|
|
.A (A),
|
|
.B (B),
|
|
.Y (Y) );
|
|
|
|
endmodule
|