mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-20 07:46:31 +00:00
15 lines
317 B
Verilog
15 lines
317 B
Verilog
//---------------------------------------
|
|
// 1-bit adder
|
|
//---------------------------------------
|
|
(* abc9_box, lib_whitebox *)
|
|
module _fpga_adder(
|
|
output sumout,
|
|
output cout,
|
|
input a,
|
|
input b,
|
|
input cin
|
|
);
|
|
assign sumout = a ^ b ^ cin;
|
|
assign cout = (a & b) | ((a | b) & cin);
|
|
|
|
endmodule
|