mirror of
https://github.com/YosysHQ/yosys
synced 2026-06-20 07:46:31 +00:00
7 lines
240 B
Verilog
7 lines
240 B
Verilog
//-------------------------------------------------
|
|
// Include all the primitives
|
|
//-------------------------------------------------
|
|
`include "cell_sim_arith.v"
|
|
`include "cell_sim_dsp.v"
|
|
`include "cell_sim_bram.v"
|
|
`include "cell_sim_ff.v"
|