3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-05-17 20:54:47 +00:00
yosys/backends/cxxrtl
whitequark b025ee0aa6 cxxrtl: expose port direction in debug information.
This can be useful to distinguish e.g. a combinatorially driven wire
with type `CXXRTL_VALUE` from a module input with the same type, as
well as general introspection.
2020-09-02 17:19:11 +00:00
..
cxxrtl.h cxxrtl: expose port direction in debug information. 2020-09-02 17:19:11 +00:00
cxxrtl_backend.cc cxxrtl: expose port direction in debug information. 2020-09-02 17:19:11 +00:00
cxxrtl_capi.cc cxxrtl: expose eval() and commit() via the C API. 2020-07-12 23:34:18 +00:00
cxxrtl_capi.h cxxrtl: expose port direction in debug information. 2020-09-02 17:19:11 +00:00
cxxrtl_vcd.h cxxrtl: handle multipart signals. 2020-06-11 19:34:35 +00:00
cxxrtl_vcd_capi.cc cxxrtl: add missing namespace. 2020-06-09 06:26:43 +00:00
cxxrtl_vcd_capi.h Fix formatting. NFC. 2020-06-10 15:48:40 +00:00
Makefile.inc cxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc. 2020-06-07 03:48:40 +00:00