mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 19:52:31 +00:00
dbc38d72cf
Code now resides in `docs/source/code_examples`. `CHAPTER_Prog` -> `stubnets` `APPNOTE_011_Design_Investigation` -> `selections` and `show` `resources/PRESENTATION_Intro` -> `intro` `resources/PRESENTATION_ExSyn` -> `synth_flow` `resources/PRESENTATION_ExAdv` -> `techmap`, `macc`, and `selections` `resources/PRESENTATION_ExOth` -> `scrambler` and `axis` Note that generated images are not yet configured to build from the new code locations.
4 lines
105 B
Verilog
4 lines
105 B
Verilog
module primetest(p, a, b, ok);
|
|
input [15:0] p, a, b;
|
|
output ok = p != a*b || a == 1 || b == 1;
|
|
endmodule
|