mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 11:42:30 +00:00
39 lines
1.2 KiB
C++
39 lines
1.2 KiB
C++
/*
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
*
|
|
* Copyright (C) 2012 Claire Xenia Wolf <claire@yosyshq.com>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
* ---
|
|
*
|
|
* A simple and straightforward Verilog backend.
|
|
*
|
|
*/
|
|
|
|
#ifndef VERILOG_BACKEND_H
|
|
#define VERILOG_BACKEND_H
|
|
|
|
#include <string>
|
|
|
|
YOSYS_NAMESPACE_BEGIN
|
|
namespace VERILOG_BACKEND {
|
|
|
|
const pool<string> verilog_keywords();
|
|
bool char_is_verilog_escaped(char c);
|
|
bool id_is_verilog_escaped(const std::string &str);
|
|
|
|
}; /* namespace VERILOG_BACKEND */
|
|
YOSYS_NAMESPACE_END
|
|
|
|
#endif /* VERILOG_BACKEND_H */
|