This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-06 01:24:10 +00:00
Code
Activity
adfc80727c
yosys
/
passes
History
Clifford Wolf
adfc80727c
Avoid creating undef-muxes when inferring latches in proc_dlatch
2016-06-01 13:25:06 +02:00
..
cmds
Fixed "scc" for cells that have feedback singals _and_ are part of a larger loop
2016-05-27 16:33:13 +02:00
equiv
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
fsm
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
hierarchy
Made the expansion order of hierarchy deterministic
2016-05-22 16:41:26 +02:00
memory
Don't sign-extend memory bram initialization data
2016-05-15 00:05:30 +02:00
opt
Added opt_expr support for div/mod by power-of-two
2016-05-29 12:17:36 +02:00
proc
Avoid creating undef-muxes when inferring latches in proc_dlatch
2016-06-01 13:25:06 +02:00
sat
Added "yosys -D" feature
2016-04-21 23:28:37 +02:00
techmap
Added support for "keep" attribute to shregmap
2016-05-07 09:33:16 +02:00
tests
Improvements and fixes in autotest.sh script and test_autotb
2016-05-20 16:58:02 +02:00