mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-05 13:56:04 +00:00
1eb5181700
`read_verilog` supports checking both the current directory and the source directory for relative includes. Make sure we aren't regressing that.
4 lines
89 B
Verilog
4 lines
89 B
Verilog
`include "temp_foo.v"
|
|
module top (input x, output y);
|
|
foo bar (.a(x), .b(y));
|
|
endmodule
|