mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-13 12:28:44 +00:00
7 lines
228 B
Plaintext
7 lines
228 B
Plaintext
read_verilog ../common/blockram.v
|
|
chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 10 sync_ram_sdp
|
|
synth_intel_alm -family cyclonev
|
|
cd sync_ram_sdp
|
|
select -assert-count 1 t:MISTRAL_M10K
|
|
select -assert-none t:MISTRAL_M10K %% t:* %D
|