mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-28 18:29:25 +00:00 
			
		
		
		
	
		
			
				
	
	
		
			8 lines
		
	
	
	
		
			189 B
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			8 lines
		
	
	
	
		
			189 B
		
	
	
	
		
			Text
		
	
	
	
	
	
| logger -expect error "syntax error, unexpected TOK_CONSTVAL" 1
 | |
| read_verilog <<EOT
 | |
| module inverter(input a, output y);
 | |
| 
 | |
|    assign y = (a == 1'b0? 1'b1 : 1'b0);
 | |
|    
 | |
| endmodule // inverter
 | |
| EOT
 |