This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-18 14:44:23 +00:00
Code
Activity
abc5b4b8ce
yosys
/
techlibs
History
Larry Doolittle
50bcd9a728
Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00
..
achronix
Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now
2017-10-01 11:04:17 -05:00
common
coolrunner2
coolrunner2: Finish fixing special-use p-terms
2017-09-01 07:22:16 -07:00
easic
Add first draft of eASIC back-end
2017-09-29 17:53:43 +02:00
gowin
greenpak4
Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.
2017-09-14 10:26:32 -07:00
ice40
Fix synth_ice40 doc regarding -top default
2017-09-29 17:52:57 +02:00
intel
Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00
xilinx
.gitignore