mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
24 lines
242 B
Verilog
24 lines
242 B
Verilog
module tristate (en, i, o);
|
|
input en;
|
|
input i;
|
|
output o;
|
|
|
|
assign o = en ? i : 1'bz;
|
|
|
|
endmodule
|
|
|
|
|
|
module top (
|
|
input en,
|
|
input a,
|
|
output b
|
|
);
|
|
|
|
tristate u_tri (
|
|
.en (en ),
|
|
.i (a ),
|
|
.o (b )
|
|
);
|
|
|
|
endmodule
|