mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-12 04:03:45 +00:00
11 lines
193 B
Verilog
11 lines
193 B
Verilog
module dff_test(n1, n1_inv, clk);
|
|
input clk;
|
|
(* init = 32'd0 *)
|
|
output n1;
|
|
reg n1 = 32'd0;
|
|
output n1_inv;
|
|
always @(posedge clk)
|
|
n1 <= n1_inv;
|
|
assign n1_inv = ~n1;
|
|
endmodule
|