3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-12-09 05:13:37 +00:00
yosys/techlibs
Miodrag Milanović 611f71c670
Merge pull request #3630 from yrabbit/gw1n4c-pll
gowin: add a new type of PLL - PLLVR
2023-01-18 08:30:29 +01:00
..
achronix
anlogic anlogic: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
common Add bitwise $bweqx and $bwmux cells 2022-11-30 18:24:35 +01:00
coolrunner2 Blackbox all whiteboxes after synthesis 2021-03-17 21:07:20 +00:00
easic
ecp5
efinix
fabulous fabulous: Allow adding extra custom prims and map rules 2022-11-17 13:34:58 +01:00
gatemate
gowin gowin: add a new type of PLL - PLLVR 2023-01-11 11:41:29 +10:00
greenpak4
ice40 Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
intel
intel_alm
machxo2
nexus nexus: Fix BRAM write enable in PDP mode 2023-01-04 17:59:36 +01:00
quicklogic Fitting help messages to 80 character width 2022-08-24 10:40:57 +12:00
sf2
xilinx
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00