yosys/tests/sat/initval.ys at a8c5f7f41ec0c829c29ae425b0074eb33fa2a30c - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 17:45:33 +00:00

Clifford Wolf 3b52121d32 now ignore init attributes on non-register wires in sat command

2014-07-05 11:18:38 +02:00

4 lines

62 B

Text

Raw Blame History

 read_verilog -sv initval.v
 proc;;
 sat -seq 10 -prove-asserts