Dag Lem a862642fac Correct interpretation of SystemVerilog C-style array dimensions ... IEEE Std 1800™-2017 7.4.2 specifies that [size] is the same as [0:size-1].		2022-11-13 07:41:25 +01:00
..
aiger	Fixing old e-mail addresses and deadnames	2021-06-08 00:39:36 +02:00
ast	Encode filename unprintable chars	2022-08-08 16:13:33 +02:00
blif	fix whitespace	2022-10-10 16:31:29 +02:00
json	fix handling of escaped chars in json backend and frontend	2022-02-18 17:13:09 +01:00
liberty	Add read_liberty -wb	2021-11-25 19:13:08 +00:00
rpc	Fitting help messages to 80 character width	2022-08-24 10:40:57 +12:00
rtlil	Specify minimum bison version 3.0+	2021-10-01 21:18:33 -06:00
verific	Add additional help info	2022-10-31 18:04:34 +01:00
verilog	Correct interpretation of SystemVerilog C-style array dimensions	2022-11-13 07:41:25 +01:00