This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-08 10:25:19 +00:00
Code
Activity
a84a2d74c7
yosys
/
backends
/
aiger
History
Eddie Hung
8474c5b366
Merge pull request
#1359
from YosysHQ/xc7dsp
...
DSP inference for Xilinx (improved for ice40, initial support for ecp5)
2019-09-29 11:26:22 -07:00
..
aiger.cc
Add aiger and protobuf backends binary support
2019-09-28 09:51:48 +02:00
Makefile.inc
Add write_xaiger
2019-02-11 15:18:42 -08:00
xaiger.cc
Merge pull request
#1359
from YosysHQ/xc7dsp
2019-09-29 11:26:22 -07:00