mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-11 11:43:38 +00:00
14 lines
133 B
Verilog
14 lines
133 B
Verilog
module top
|
|
(
|
|
input [3:0] x,
|
|
input [3:0] y,
|
|
|
|
output [3:0] A,
|
|
output [3:0] B
|
|
);
|
|
|
|
assign A = x % y;
|
|
assign B = x / y;
|
|
|
|
endmodule
|