3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-27 09:32:40 +00:00
yosys/techlibs/common
Clifford Wolf a7e11261bd Add $specify2 and $specify3 cells to simlib
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-23 21:36:59 +02:00
..
.gitignore
adff2dff.v
cellhelp.py
cells.lib
cmp2lut.v cmp2lut: new techmap pass. 2019-01-02 07:53:31 +00:00
dff2ff.v
gate2lut.v
Makefile.inc cmp2lut: new techmap pass. 2019-01-02 07:53:31 +00:00
pmux2mux.v
prep.cc Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
simcells.v
simlib.v Add $specify2 and $specify3 cells to simlib 2019-04-23 21:36:59 +02:00
synth.cc Merge pull request #772 from whitequark/synth_lut 2019-01-02 15:44:57 +01:00
techmap.v