yosys/tests/verilog/unmatched_elsif.ys at a685bab9e2f4781795f6a893a6a427aeec435962 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00

Zachary Snow 1ec5994100 verilog: fix handling of nested ifdef directives

- track depth so we know whether to consider higher-level elsifs
- error on unmatched endif/elsif/else

2021-03-01 12:28:33 -05:00

6 lines

127 B

Text

Raw Blame History

 logger -expect error "Found `elsif outside of macro conditional branch!" 1
 read_verilog <<EOT
 module top;
 `elsif
 endmodule
 EOT