mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-03 21:09:12 +00:00
8 lines
389 B
Text
8 lines
389 B
Text
read_verilog ../common/logic.v
|
|
hierarchy -top top
|
|
proc
|
|
equiv_opt -assert -map +/lattice/cells_sim_xo2.v synth_lattice -family xo2 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd top # Constrain all select calls below inside the top module
|
|
select -assert-count 9 t:LUT4
|
|
select -assert-none t:LUT4 t:TRELLIS_IO %% t:* %D
|