mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 21:08:47 +00:00
5 lines
100 B
Verilog
5 lines
100 B
Verilog
module test(input in, input clk, output reg out);
|
|
always @(negedge clk)
|
|
out <= in;
|
|
endmodule
|