yosys/tests/errors/syntax_err04.v at a5960ce515847306d1fefdf174e1ec8c8be41761 - mirrors/yosys - Libre-Chip.org

mirrors/yosys

mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00

Udi Finkelstein 536ae16c3a Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,

meaningful info on the error.
Also add 13 compilation examples that triggers each of these messages.

2018-10-25 02:37:56 +03:00

4 lines

32 B

Verilog

Raw Blame History

 module a;
 wire [3]x;
 endmodule