mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 19:52:31 +00:00
dfe803b5c6
- Unswap shift/shiftx - Add brief overview to cell lib - Clarify $div cell B input - Clarify unary operators - What is $modfloor
15 lines
488 B
ReStructuredText
15 lines
488 B
ReStructuredText
Internal cell library
|
|
=====================
|
|
|
|
The intermediate language used by Yosys (RTLIL) represents logic and memory with
|
|
a series of cells. This section provides details for those cells, breaking them
|
|
down into two major categories: coarse-grain word-level cells; and fine-grain
|
|
gate-level cells. An additional section contains a list of properties which may
|
|
be shared across multiple cells.
|
|
|
|
.. toctree::
|
|
:maxdepth: 2
|
|
|
|
/cell/index_word
|
|
/cell/index_gate
|
|
/cell/properties
|