3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-13 06:30:56 +00:00
yosys/techlibs/ice40
2019-06-28 09:49:01 -07:00
..
tests Bugfix in ice40_dsp 2019-02-21 13:28:46 +01:00
.gitignore
abc_hx.box Fix and cleanup ice40 boxes for carry in/out 2019-06-22 14:27:41 -07:00
abc_hx.lut Fix rename 2019-04-18 09:04:34 -07:00
abc_lp.box Fix and cleanup ice40 boxes for carry in/out 2019-06-22 14:27:41 -07:00
abc_lp.lut Rename to abc_*.{box,lut} 2019-04-18 09:02:58 -07:00
abc_u.box Fix and cleanup ice40 boxes for carry in/out 2019-06-22 14:27:41 -07:00
abc_u.lut Rename to abc_*.{box,lut} 2019-04-18 09:02:58 -07:00
arith_map.v Revert "Try using an ICE40_CARRY_LUT primitive to avoid ABC issues" 2019-04-17 11:10:20 -07:00
brams.txt
brams_init.py
brams_map.v ice40: use 2 bits for READ/WRITE MODE for SB_RAM map 2019-02-28 16:23:40 -08:00
cells_map.v Ooopsie 2019-06-03 09:33:42 -07:00
cells_sim.v Remove noise from ice40/cells_sim.v 2019-06-27 16:11:39 -07:00
ice40_braminit.cc Fix typo in ice40_braminit help msg 2019-03-09 13:24:55 -08:00
ice40_ffinit.cc
ice40_ffssr.cc ice40: Honor the "dont_touch" attribute in FFSSR pass 2018-12-08 22:46:28 +01:00
ice40_opt.cc Revert "Try using an ICE40_CARRY_LUT primitive to avoid ABC issues" 2019-04-17 11:10:20 -07:00
ice40_unlut.cc Fixed small typo in ice40_unlut help summary 2019-06-19 16:39:46 -04:00
latches_map.v
Makefile.inc Also update Makefile.inc 2019-04-18 09:58:34 -07:00
synth_ice40.cc Update synth_ice40 -device doc to be relevant for -abc9 only 2019-06-28 09:49:01 -07:00