This website requires JavaScript.
Explore
Help
Register
Sign In
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2025-04-08 18:31:51 +00:00
Code
Activity
a362fd81ae
yosys
/
frontends
History
Clifford Wolf
a362fd81ae
Fixed O(n^2) performance bug in verilog preprocessor
2013-11-22 14:08:43 +01:00
..
ast
Fixed async proc detection in mem2reg
2013-11-21 21:26:56 +01:00
ilang
Major improvements in mem2reg and added "init" sync rules
2013-11-21 13:49:00 +01:00
verilog
Fixed O(n^2) performance bug in verilog preprocessor
2013-11-22 14:08:43 +01:00