mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 04:48:46 +00:00
a33b1b6059
Added highlighting in (most) schematics. Written down to end of coarse-grain, with a couple of TODOs for filling in gaps. Includes `techmap_synth.rst` stub.
63 lines
1.9 KiB
Plaintext
63 lines
1.9 KiB
Plaintext
# ========================================================
|
|
# throw in some extra text to match what we expect if we were opening an
|
|
# interactive terminal
|
|
log $ yosys fifo.v
|
|
log
|
|
log -- Parsing `fifo.v' using frontend ` -vlog2k' --
|
|
read_verilog -defer fifo.v
|
|
|
|
# turn command echoes on to use the log output as a console session
|
|
echo on
|
|
hierarchy -top addr_gen
|
|
select -set new_cells t:*
|
|
show -color maroon3 @new_cells -notitle -format dot -prefix addr_gen_hier
|
|
|
|
# ========================================================
|
|
proc
|
|
select -set new_cells t:$mux t:*dff
|
|
show -color maroon3 @new_cells -notitle -format dot -prefix addr_gen_proc
|
|
|
|
# ========================================================
|
|
opt_clean
|
|
show -notitle -format dot -prefix addr_gen_clean
|
|
|
|
# ========================================================
|
|
design -reset
|
|
read_verilog fifo.v
|
|
hierarchy -check -top fifo
|
|
proc
|
|
show -color maroon3 c:fifo_reader -notitle -format dot -prefix rdata_proc o:rdata %ci*
|
|
|
|
# ========================================================
|
|
|
|
flatten;;
|
|
show -notitle -format dot -prefix rdata_flat o:rdata %ci*
|
|
|
|
# ========================================================
|
|
|
|
opt_dff
|
|
select -set new_cells t:$adffe
|
|
show -color maroon3 @new_cells -notitle -format dot -prefix rdata_adffe o:rdata %ci*
|
|
|
|
# ========================================================
|
|
|
|
memory_dff
|
|
select -set new_cells t:$memrd_v2
|
|
show -color maroon3 @new_cells -notitle -format dot -prefix rdata_memrdv2 o:rdata %ci*
|
|
|
|
# ========================================================
|
|
|
|
alumacc
|
|
select -set new_cells t:$alu t:$macc
|
|
show -color maroon3 @new_cells -notitle -format dot -prefix rdata_alumacc o:rdata %ci*
|
|
|
|
# ========================================================
|
|
|
|
design -reset
|
|
read_verilog fifo.v
|
|
synth_ice40 -top fifo -run begin:map_ram
|
|
# memory_collect
|
|
# opt
|
|
select -set new_cells t:$mem_v2
|
|
show -color maroon3 @new_cells -notitle -format dot -prefix rdata_coarse o:rdata %ci*
|