mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-31 11:42:30 +00:00
742ec78ca3
Fifo code based on SBY quick start. Instead of showing the full design we are (currently) focusing on a single output (rdata), using `%ci*` to get the subcircuit it relies on.
16 lines
308 B
Makefile
16 lines
308 B
Makefile
PROGRAM_PREFIX :=
|
|
|
|
YOSYS ?= ../../../../$(PROGRAM_PREFIX)yosys
|
|
|
|
DOTS = addr_gen_hier.dot addr_gen_proc.dot
|
|
DOTS += rdata_proc.dot rdata_flat.dot
|
|
DOTS += fifo_flat.dot fifo_synth.dot
|
|
|
|
dots: $(DOTS) fifo.out
|
|
|
|
$(DOTS) fifo.out: fifo.v fifo.ys
|
|
$(YOSYS) fifo.ys -l fifo.out -Q
|
|
|
|
.PHONY: clean
|
|
clean:
|
|
rm -f *.dot
|