mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-26 09:24:37 +00:00
Code Activity
yosys/techlibs/gowin
History
YRabbit a1dd794ff8 gowin: Add all the primitives. 
Use selected data (names, ports and parameters) from vendor file for
GW1N series primitives.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
2023-04-22 17:10:53 +10:00
..
arith_map.v Use HTTPS for website links, gatecat email 2021-06-09 12:16:56 +02:00
brams.txt gowin: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
brams_map.v gowin: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
cells_map.v iopadmap: Add native support for negative-polarity output enable. 2021-11-09 15:40:16 +01:00
cells_sim.v gowin: Add serialization/deserialization primitives 2023-04-12 09:59:57 +01:00
cells_xtra.py gowin: Add all the primitives. 2023-04-22 17:10:53 +10:00
cells_xtra.v gowin: Add all the primitives. 2023-04-22 17:10:53 +10:00
lutrams.txt gowin: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
lutrams_map.v gowin: Use memory_libmap pass. 2022-05-18 17:32:56 +02:00
Makefile.inc gowin: Add all the primitives. 2023-04-22 17:10:53 +10:00
synth_gowin.cc gowin: Add all the primitives. 2023-04-22 17:10:53 +10:00