mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-05 22:06:04 +00:00
Code Activity
yosys/frontends
History
Marcelina Kościelnicka 8bdc019730 verilog: Emit $meminit_v2 cell. 
Fixes #2447.
2021-07-28 23:18:38 +02:00
..
aiger Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
ast verilog: Emit $meminit_v2 cell. 2021-07-28 23:18:38 +02:00
blif Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
json Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
liberty Fixing old e-mail addresses and deadnames 2021-06-08 00:39:36 +02:00
rpc Fix argument handling in connect_rpc 2020-10-19 13:40:57 +02:00
rtlil rtlil: Make Process handling more uniform with Cell and Wire. 2021-07-12 00:47:34 +02:00
verific Update to latest verific 2021-07-21 09:46:53 +02:00
verilog Add support for parsing the SystemVerilog 'bind' construct 2021-07-16 09:31:39 -04:00