mirror of
https://github.com/YosysHQ/yosys
synced 2026-03-01 11:16:55 +00:00
4 lines
130 B
Text
4 lines
130 B
Text
read_verilog opt_lut.v
|
|
synth_ice40
|
|
ice40_unlut
|
|
equiv_opt -map +/ice40/cells_sim.v -assert opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3
|