3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-14 01:46:16 +00:00
yosys/techlibs/intel
whitequark f8d5920a7e
Merge pull request #1604 from whitequark/unify-ram-naming
Harmonize BRAM/LUTRAM descriptions across all of Yosys
2020-01-02 21:06:17 +00:00
..
arria10gx
common
cyclone10lp
cycloneiv
cycloneive
cyclonev
max10
Makefile.inc
synth_intel.cc