mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-16 17:36:40 +00:00
19 lines
No EOL
729 B
Text
19 lines
No EOL
729 B
Text
read_verilog dffs.v
|
|
design -save read
|
|
|
|
proc
|
|
hierarchy -top dff
|
|
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dff # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:TRELLIS_FF
|
|
select -assert-none t:TRELLIS_FF %% t:* %D
|
|
|
|
design -load read
|
|
proc
|
|
hierarchy -top dffe
|
|
equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
|
cd dffe # Constrain all select calls below inside the top module
|
|
select -assert-count 1 t:TRELLIS_FF
|
|
select -assert-none t:TRELLIS_FF %% t:* %D |