mirror of
https://github.com/YosysHQ/yosys
synced 2026-02-06 17:22:15 +00:00
3 lines
54 B
Verilog
3 lines
54 B
Verilog
module test(output out);
|
|
assign out = 1'b0;
|
|
endmodule
|