mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-16 05:48:44 +00:00
Code Activity
yosys/backends/verilog
History
Clifford Wolf 33738c1745 Fix handling of partial init attributes in write_verilog, fixes #997 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-05-07 19:55:36 +02:00
..
Makefile.inc
verilog_backend.cc Fix handling of partial init attributes in write_verilog, fixes #997 2019-05-07 19:55:36 +02:00