mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 09:34:09 +00:00
4ffdee65e0
statics were obviously wrong -- may be multiple instantiations of any given module. Extend test to cover this.
10 lines
144 B
Verilog
10 lines
144 B
Verilog
module tb;
|
|
reg clk = 0;
|
|
|
|
top uut1 (.clk(clk));
|
|
top uut2 (.clk(clk));
|
|
|
|
always #1 clk <= ~clk;
|
|
initial #20 $finish;
|
|
endmodule
|