| .. |
|
tests
|
xilinx: Add simulation model for DSP48 (Virtex 4).
|
2020-01-29 01:40:00 +01:00 |
|
.gitignore
|
|
|
|
abc9_map.v
|
xilinx: consider DSP48E1.ADREG
|
2020-03-04 12:04:02 -08:00 |
|
abc9_model.v
|
xilinx: consider DSP48E1.ADREG
|
2020-03-04 12:04:02 -08:00 |
|
abc9_unmap.v
|
xilinx: consider DSP48E1.ADREG
|
2020-03-04 12:04:02 -08:00 |
|
arith_map.v
|
xilinx: Initial support for LUT4 devices.
|
2020-02-07 09:03:22 +01:00 |
|
brams_init.py
|
|
|
|
cells_map.v
|
|
|
|
cells_sim.v
|
xilinx: consider DSP48E1.ADREG
|
2020-03-04 12:04:02 -08:00 |
|
cells_xtra.py
|
Remove RAMB{18,36}E1 from cells_xtra.py
|
2020-02-27 10:33:04 -08:00 |
|
cells_xtra.v
|
Get rid of (* abc9_{arrival,required} *) entirely
|
2020-02-27 10:17:29 -08:00 |
|
lut4_lutrams.txt
|
xilinx: Add support for LUT RAM on LUT4-based devices.
|
2020-02-07 09:03:22 +01:00 |
|
lut6_lutrams.txt
|
xilinx: Add support for LUT RAM on LUT4-based devices.
|
2020-02-07 09:03:22 +01:00 |
|
lut_map.v
|
xilinx: Initial support for LUT4 devices.
|
2020-02-07 09:03:22 +01:00 |
|
lutrams_map.v
|
|
|
|
Makefile.inc
|
Auto-generate .box/.lut files from specify blocks
|
2020-02-27 10:17:29 -08:00 |
|
mux_map.v
|
|
|
|
synth_xilinx.cc
|
Update xilinx for ABC9
|
2020-02-27 10:17:29 -08:00 |
|
xc2v_brams.txt
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc2v_brams_map.v
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc3s_mult_map.v
|
|
|
|
xc3sa_brams.txt
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc3sda_brams.txt
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc3sda_dsp_map.v
|
|
|
|
xc4v_dsp_map.v
|
|
|
|
xc5v_dsp_map.v
|
|
|
|
xc6s_brams.txt
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc6s_brams_map.v
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc6s_dsp_map.v
|
|
|
|
xc6s_ff_map.v
|
|
|
|
xc7_brams_map.v
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xc7_dsp_map.v
|
|
|
|
xc7_ff_map.v
|
|
|
|
xc7_xcu_brams.txt
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xcu_brams_map.v
|
xilinx: Add block RAM mapping for Virtex 2* and Spartan 3*.
|
2020-02-07 01:00:29 +01:00 |
|
xcu_dsp_map.v
|
|
|
|
xcup_urams.txt
|
|
|
|
xcup_urams_map.v
|
|
|
|
xilinx_dffopt.cc
|
|
|
