mirror of
https://github.com/YosysHQ/yosys
synced 2025-12-09 21:33:26 +00:00
13 lines
214 B
Text
13 lines
214 B
Text
module dff (D, CLK, Q);
|
|
reg IQ, IQN;
|
|
input D;
|
|
input CLK;
|
|
output Q;
|
|
assign Q = IQ; // IQ
|
|
always @(posedge CLK) begin
|
|
IQ <= D;
|
|
end
|
|
always @(posedge CLK) begin
|
|
IQN <= ~(D);
|
|
end
|
|
endmodule
|