mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-06 17:44:09 +00:00
For the basic single-bit operations, opt for gate cells (`$_AND_` etc.) instead of the coarse cells (`$and` etc.). For the emission of cells move to the conventional module methods (`module->addAndGate`) away from the local helpers. While at it, touch on the surrounding code. |
||
---|---|---|
.. | ||
cmds | ||
equiv | ||
fsm | ||
hierarchy | ||
memory | ||
opt | ||
pmgen | ||
proc | ||
sat | ||
techmap | ||
tests |