This website requires JavaScript.
Explore
Help
Register
Sign in
mirrors
/
yosys
Watch
3
Star
0
Fork
You've already forked yosys
0
mirror of
https://github.com/YosysHQ/yosys
synced
2026-02-09 18:40:53 +00:00
Code
Activity
97d3f07e78
yosys
/
passes
History
devsaurus
97d3f07e78
opt_dff: Change AD to const if it's identical or complementary to ALOAD
2026-01-05 11:00:10 +01:00
..
cmds
Merge pull request
#5571
from YosysHQ/micko/warning
2025-12-23 16:32:10 +01:00
equiv
Merge pull request
#5357
from rocallahan/builtin-ff
2025-09-17 11:37:16 +02:00
fsm
fsm_detect: add adff detection
2025-11-06 23:29:47 +02:00
hierarchy
hierarchy.cc: Tidying
2025-10-15 09:42:47 +13:00
memory
Remove .c_str() from parameters to log_debug()
2025-09-23 19:10:33 +12:00
opt
opt_dff: Change AD to const if it's identical or complementary to ALOAD
2026-01-05 11:00:10 +01:00
pmgen
Remove .c_str() from log_cmd_error() and log_file_error() parameters
2025-09-16 22:59:08 +00:00
proc
Update passes/proc to avoid bits()
2025-09-16 03:17:23 +00:00
sat
Revert sim's cycle_width default back to 10, but keep -width option
2025-10-20 14:40:05 +02:00
techmap
Merge pull request
#5568
from rocallahan/abc-spawn-errno
2025-12-23 08:09:14 +01:00
tests
test_cell.cc: Generate .aag for all compatible cells
2025-12-02 14:03:36 +13:00