mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-27 14:37:55 +00:00
3 lines
98 B
Verilog
3 lines
98 B
Verilog
module test(input [3:0] in, output out);
|
|
assign out = !(in[0] & in[1] & in[2] & in[3]);
|
|
endmodule
|