3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-07 14:43:23 +00:00
yosys/docs/source/yosys_internals
Gary Wong 9770ece187 Accept (and ignore) SystemVerilog unique/priority if.
Add support to the "read_verilog -sv" parser to validate the
"unique", "unique0", and "priority" keywords in contexts where
they're legal according to 1800-2012 12.4.2.

This affects only the grammar accepted; the behaviour of conditionals
is not changed.  (But accepting this syntax will provide scope for
possible optimisations as future work.)

Three test cases ("unique_if", "unique_if_else", and
"unique_if_else_begin") verify that the keywords are accepted where
legal and rejected where illegal, as described in the final paragraph
of 12.4.2.
2025-05-22 19:28:28 -06:00
..
extending_yosys Reinstate #4768 2025-04-08 11:58:05 +12:00
flow Docs: Move rtlil_text (back) to appendix 2024-10-15 07:34:52 +13:00
formats Docs: Move rtlil_text (back) to appendix 2024-10-15 07:34:52 +13:00
hashing.rst hashlib: document merged hash_top_ops with hash_ops 2025-01-20 16:25:52 +01:00
index.rst Docs: Formatting and fixes 2024-12-18 14:58:51 +01:00
techmap.rst Docs: Reflow line length 2024-10-15 07:23:45 +13:00
verilog.rst Accept (and ignore) SystemVerilog unique/priority if. 2025-05-22 19:28:28 -06:00