mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-03 21:09:12 +00:00 
			
		
		
		
	
		
			
				
	
	
		
			48 lines
		
	
	
	
		
			2 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
			
		
		
	
	
			48 lines
		
	
	
	
		
			2 KiB
		
	
	
	
		
			Text
		
	
	
	
	
	
read_verilog ../common/adffs.v
 | 
						|
design -save read
 | 
						|
 | 
						|
hierarchy -top adff
 | 
						|
proc
 | 
						|
equiv_opt -async2sync -assert -map +/intel_alm/common/alm_sim.v -map +/intel_alm/common/dff_sim.v synth_intel_alm  -family cyclonev -noiopad -noclkbuf # equivalency check
 | 
						|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
						|
cd adff # Constrain all select calls below inside the top module
 | 
						|
select -assert-count 1 t:MISTRAL_FF
 | 
						|
select -assert-count 1 t:MISTRAL_NOT
 | 
						|
 | 
						|
select -assert-none t:MISTRAL_FF t:MISTRAL_NOT %% t:* %D
 | 
						|
 | 
						|
 | 
						|
design -load read
 | 
						|
hierarchy -top adffn
 | 
						|
proc
 | 
						|
equiv_opt -async2sync -assert -map +/intel_alm/common/alm_sim.v -map +/intel_alm/common/dff_sim.v synth_intel_alm -family cyclonev -noiopad -noclkbuf # equivalency check
 | 
						|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
						|
cd adffn # Constrain all select calls below inside the top module
 | 
						|
select -assert-count 1 t:MISTRAL_FF
 | 
						|
 | 
						|
select -assert-none t:MISTRAL_FF %% t:* %D
 | 
						|
 | 
						|
 | 
						|
design -load read
 | 
						|
hierarchy -top dffs
 | 
						|
proc
 | 
						|
equiv_opt -async2sync -assert -map +/intel_alm/common/alm_sim.v -map +/intel_alm/common/dff_sim.v synth_intel_alm -family cyclonev -noiopad -noclkbuf # equivalency check
 | 
						|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
						|
cd dffs # Constrain all select calls below inside the top module
 | 
						|
select -assert-count 1 t:MISTRAL_FF
 | 
						|
select -assert-count 1 t:MISTRAL_ALUT2
 | 
						|
 | 
						|
select -assert-none t:MISTRAL_FF t:MISTRAL_ALUT2 %% t:* %D
 | 
						|
 | 
						|
 | 
						|
design -load read
 | 
						|
hierarchy -top ndffnr
 | 
						|
proc
 | 
						|
equiv_opt -async2sync -assert -map +/intel_alm/common/alm_sim.v -map +/intel_alm/common/dff_sim.v synth_intel_alm -family cyclonev -noiopad -noclkbuf # equivalency check
 | 
						|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
 | 
						|
cd ndffnr # Constrain all select calls below inside the top module
 | 
						|
select -assert-count 1 t:MISTRAL_FF
 | 
						|
select -assert-count 2 t:MISTRAL_NOT
 | 
						|
 | 
						|
select -assert-none t:MISTRAL_FF t:MISTRAL_NOT %% t:* %D
 | 
						|
 |