mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-14 04:48:46 +00:00
5 lines
103 B
Verilog
5 lines
103 B
Verilog
module test(input [1:0] in, output [1:0] out);
|
|
assign out[0] = in[0];
|
|
assign out[1] = in[1];
|
|
endmodule
|